Abstract-Phase locked loops find wide application in several modern applications mostly in advance communication and instrumentation systems. PLL being a mixed signal circuit involves design challenge at high frequency. This work analyses the design of a mixed signal phase locked loop for faster phase and frequency locking. The PLL is designed in GPDK090 library of CMOS 90nm process to operate at a frequency of 1GHz with a lock time of 280.6ns. This PLL circuit is observed to consume a power of 11.9mW from a 1.8-V DC supply.
II. ARCHITECTURE OF PHASE LOCKED LOOP
Phase locked loop is a feedback system that compares and locks the phase and frequency of an input signal with respect to the available reference signal. The comparison is generally performed by a phase and frequency comparator which is technically known as phase frequency detector (PFD). The output of the PFD is fed to a charge pump circuit to get a constant current at the output. The charge pump output is passed through a low pass filter to generate the control voltage for the VCO circuit. Hence there are five functional blocks in a PLL circuit such as phase frequency detector (PFD), charge pump, loop filter, voltage controlled oscillator (VCO) and frequency divider. The frequency divider is an optional block. It may or may not be included in the circuit diagram. Most of the practical design a buffer circuit is added to the output of the VCO. The PLL architecture having all the above building blocks including the buffer is shown in the Fig.1 . The details of all the blocks are explained in the following sections. 
A. phase frequency detector
The PFD circuit is used to find the difference in phase and frequency between the two input signals reference frequency (F ref ) and input frequency (F in ) which is fed back from the output of the VCO. The PFD generates two output signals UP and DOWN that switches the output current of the pump.PFD International Conference on Electronic Systems (ICES-2011), National Institute of Technology, Rourkela, 7-9th January, 2011 circuit is generally implemented using D flip flops (DFFs) [1] , [3] .The output of the PFD depends upon both phase and frequency of the input signals. Initially both the signals will be low. When one of the PFD input rises the corresponding output becomes high. A pass transistor DFF based PFD architecture as in [4] is used in this PLL design. The simulation waveforms of PFD when Fref leads Fin are shown in the Fig.2 . 
B. charge pump and loop filter
Charge pump circuit is used to combine both the outputs of the PFD and give a single output which is fed to the input of the filter. Charge pump circuit gives a constant current of value I PDI . The amplitude of the current always remains same but the polarity changes which depend on the value of the UP and DOWN signal. The schematic diagram of the charge pump circuit is shown in the Fig.3 .When the UP signal goes high M2 transistor turns ON while M1 is OFF and the output current is I PDI with a positive polarity. When the down signal becomes high M1 transistor turns ON while M2 is OFF and the output current is I PDI with a negative polarity. The charge pump output current [3] Fig.4 . 
C. voltage controlled oscillator
The popular current starved ring oscillator is used as VCO in this study. Here the number of inverter stages is fixed with five. The schematic of the VCO is shown in the Fig.5 .The center frequency of the VCO is 1GHz at 1.8V supply. The inverter stages are designed as mentioned in [3] , [5] . The characteristics curve of the VCO is shown in the Fig.6 .The gain of the VCO is given by
In this design K vco is 1.531 (GHz/V) 
D. frequency divider
The output of the VCO is fed back to the input of PFD through the frequency divider circuit. The frequency divider in the PLL circuit forms a closed loop. It scales down the frequency of the VCO output signal. In this design a divide by 2 frequency divider is used. The output waveform of the divider is shown in the Fig.7 . 
III.SIMULATION ENVIRONMENT
The design entry of the circuits is carried out in the CADENCE Analog Virtuoso Environment using gpdk090 library. For performance analysis these circuits are simulated in the Spectre simulator of CADENCE tool. Different performance indices such that phase noise [6] , [7] , power consumption and lock time are measured in this environment. The phase noise which is a primary factor of concern in PLL design is defined as the noise power relative to the carrier contained in a 1Hz bandwidth centered at a certain offset from the carrier. Lock time of the PLL is defined as the time it takes to lock the PLL to a given tolerance. Transient, parametric sweep and phase noise analysis are carried out in this work to find out the characteristics of the circuits.
IV.RESULTS AND DISCUSSION
The control voltage and the phase noise simulation result of the PLL circuit are shown in the Fig.8 and Fig.9 respectively. From the Fig.8 it's clear that the PLL lock time is 280.6ns at 0.9V which is much better than the value as reported in [8] . The phase noise of the PLL is -54.12dBc/Hz. The design performance of the PLL is summarized in Table II . In this paper we presented a PLL with a better lock time which is designed in CMOS 90nm technology using GPDK090 library. The lock time of the PLL mainly depends upon the type of PFD architecture used and the parameters of the charge pump and loop filter. So by properly choosing the PFD architecture and adjusting the charge pump current and the loop filter component values we can achieve a better lock time. The simulation for the phase noise performance of the PLL is also carried out in this work.
